

FLASH MEMORY WITH RDRAM INTERFACE

ABSTRACT OF THE DISCLOSURE

A flash memory has been described that has an interface corresponding to a rambus dynamic random access memory (RDRAM). The memory samples commands and addresses on a rising edge of a clock signal. The read and write data are provided on both the rising edge and the falling edge of the clock signal.

TOP SECRET